Xenomai  3.0.8
defines.h
1 /*******************************************************************************
2 
3  Intel PRO/1000 Linux driver
4  Copyright(c) 1999 - 2011 Intel Corporation.
5 
6  This program is free software; you can redistribute it and/or modify it
7  under the terms and conditions of the GNU General Public License,
8  version 2, as published by the Free Software Foundation.
9 
10  This program is distributed in the hope it will be useful, but WITHOUT
11  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13  more details.
14 
15  You should have received a copy of the GNU General Public License along with
16  this program; if not, write to the Free Software Foundation, Inc.,
17  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18 
19  The full GNU General Public License is included in this distribution in
20  the file called "COPYING".
21 
22  Contact Information:
23  Linux NICS <linux.nics@intel.com>
24  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26 
27 *******************************************************************************/
28 
29 #ifndef _E1000_DEFINES_H_
30 #define _E1000_DEFINES_H_
31 
32 #define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
33 #define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
34 #define E1000_TXD_CMD_EOP 0x01000000 /* End of Packet */
35 #define E1000_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
36 #define E1000_TXD_CMD_IC 0x04000000 /* Insert Checksum */
37 #define E1000_TXD_CMD_RS 0x08000000 /* Report Status */
38 #define E1000_TXD_CMD_RPS 0x10000000 /* Report Packet Sent */
39 #define E1000_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
40 #define E1000_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
41 #define E1000_TXD_CMD_IDE 0x80000000 /* Enable Tidv register */
42 #define E1000_TXD_STAT_DD 0x00000001 /* Descriptor Done */
43 #define E1000_TXD_STAT_EC 0x00000002 /* Excess Collisions */
44 #define E1000_TXD_STAT_LC 0x00000004 /* Late Collisions */
45 #define E1000_TXD_STAT_TU 0x00000008 /* Transmit underrun */
46 #define E1000_TXD_CMD_TCP 0x01000000 /* TCP packet */
47 #define E1000_TXD_CMD_IP 0x02000000 /* IP packet */
48 #define E1000_TXD_CMD_TSE 0x04000000 /* TCP Seg enable */
49 #define E1000_TXD_STAT_TC 0x00000004 /* Tx Underrun */
50 
51 /* Number of Transmit and Receive Descriptors must be a multiple of 8 */
52 #define REQ_TX_DESCRIPTOR_MULTIPLE 8
53 #define REQ_RX_DESCRIPTOR_MULTIPLE 8
54 
55 /* Definitions for power management and wakeup registers */
56 /* Wake Up Control */
57 #define E1000_WUC_APME 0x00000001 /* APM Enable */
58 #define E1000_WUC_PME_EN 0x00000002 /* PME Enable */
59 #define E1000_WUC_PHY_WAKE 0x00000100 /* if PHY supports wakeup */
60 
61 /* Wake Up Filter Control */
62 #define E1000_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */
63 #define E1000_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */
64 #define E1000_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */
65 #define E1000_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */
66 #define E1000_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */
67 #define E1000_WUFC_ARP 0x00000020 /* ARP Request Packet Wakeup Enable */
68 
69 /* Wake Up Status */
70 #define E1000_WUS_LNKC E1000_WUFC_LNKC
71 #define E1000_WUS_MAG E1000_WUFC_MAG
72 #define E1000_WUS_EX E1000_WUFC_EX
73 #define E1000_WUS_MC E1000_WUFC_MC
74 #define E1000_WUS_BC E1000_WUFC_BC
75 
76 /* Extended Device Control */
77 #define E1000_CTRL_EXT_LPCD 0x00000004 /* LCD Power Cycle Done */
78 #define E1000_CTRL_EXT_SDP3_DATA 0x00000080 /* Value of SW Definable Pin 3 */
79 #define E1000_CTRL_EXT_FORCE_SMBUS 0x00000004 /* Force SMBus mode*/
80 #define E1000_CTRL_EXT_EE_RST 0x00002000 /* Reinitialize from EEPROM */
81 #define E1000_CTRL_EXT_SPD_BYPS 0x00008000 /* Speed Select Bypass */
82 #define E1000_CTRL_EXT_RO_DIS 0x00020000 /* Relaxed Ordering disable */
83 #define E1000_CTRL_EXT_DMA_DYN_CLK_EN 0x00080000 /* DMA Dynamic Clock Gating */
84 #define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000
85 #define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES 0x00C00000
86 #define E1000_CTRL_EXT_EIAME 0x01000000
87 #define E1000_CTRL_EXT_DRV_LOAD 0x10000000 /* Driver loaded bit for FW */
88 #define E1000_CTRL_EXT_IAME 0x08000000 /* Interrupt acknowledge Auto-mask */
89 #define E1000_CTRL_EXT_INT_TIMER_CLR 0x20000000 /* Clear Interrupt timers after IMS clear */
90 #define E1000_CTRL_EXT_PBA_CLR 0x80000000 /* PBA Clear */
91 #define E1000_CTRL_EXT_LSECCK 0x00001000
92 #define E1000_CTRL_EXT_PHYPDEN 0x00100000
93 
94 /* Receive Descriptor bit definitions */
95 #define E1000_RXD_STAT_DD 0x01 /* Descriptor Done */
96 #define E1000_RXD_STAT_EOP 0x02 /* End of Packet */
97 #define E1000_RXD_STAT_IXSM 0x04 /* Ignore checksum */
98 #define E1000_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
99 #define E1000_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
100 #define E1000_RXD_STAT_TCPCS 0x20 /* TCP xsum calculated */
101 #define E1000_RXD_ERR_CE 0x01 /* CRC Error */
102 #define E1000_RXD_ERR_SE 0x02 /* Symbol Error */
103 #define E1000_RXD_ERR_SEQ 0x04 /* Sequence Error */
104 #define E1000_RXD_ERR_CXE 0x10 /* Carrier Extension Error */
105 #define E1000_RXD_ERR_TCPE 0x20 /* TCP/UDP Checksum Error */
106 #define E1000_RXD_ERR_RXE 0x80 /* Rx Data Error */
107 #define E1000_RXD_SPC_VLAN_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
108 
109 #define E1000_RXDEXT_STATERR_CE 0x01000000
110 #define E1000_RXDEXT_STATERR_SE 0x02000000
111 #define E1000_RXDEXT_STATERR_SEQ 0x04000000
112 #define E1000_RXDEXT_STATERR_CXE 0x10000000
113 #define E1000_RXDEXT_STATERR_RXE 0x80000000
114 
115 /* mask to determine if packets should be dropped due to frame errors */
116 #define E1000_RXD_ERR_FRAME_ERR_MASK ( \
117  E1000_RXD_ERR_CE | \
118  E1000_RXD_ERR_SE | \
119  E1000_RXD_ERR_SEQ | \
120  E1000_RXD_ERR_CXE | \
121  E1000_RXD_ERR_RXE)
122 
123 /* Same mask, but for extended and packet split descriptors */
124 #define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
125  E1000_RXDEXT_STATERR_CE | \
126  E1000_RXDEXT_STATERR_SE | \
127  E1000_RXDEXT_STATERR_SEQ | \
128  E1000_RXDEXT_STATERR_CXE | \
129  E1000_RXDEXT_STATERR_RXE)
130 
131 #define E1000_RXDPS_HDRSTAT_HDRSP 0x00008000
132 
133 /* Management Control */
134 #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
135 #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
136 #define E1000_MANC_ARP_EN 0x00002000 /* Enable ARP Request Filtering */
137 #define E1000_MANC_RCV_TCO_EN 0x00020000 /* Receive TCO Packets Enabled */
138 #define E1000_MANC_BLK_PHY_RST_ON_IDE 0x00040000 /* Block phy resets */
139 /* Enable MAC address filtering */
140 #define E1000_MANC_EN_MAC_ADDR_FILTER 0x00100000
141 /* Enable MNG packets to host memory */
142 #define E1000_MANC_EN_MNG2HOST 0x00200000
143 
144 #define E1000_MANC2H_PORT_623 0x00000020 /* Port 0x26f */
145 #define E1000_MANC2H_PORT_664 0x00000040 /* Port 0x298 */
146 #define E1000_MDEF_PORT_623 0x00000800 /* Port 0x26f */
147 #define E1000_MDEF_PORT_664 0x00000400 /* Port 0x298 */
148 
149 /* Receive Control */
150 #define E1000_RCTL_EN 0x00000002 /* enable */
151 #define E1000_RCTL_SBP 0x00000004 /* store bad packet */
152 #define E1000_RCTL_UPE 0x00000008 /* unicast promiscuous enable */
153 #define E1000_RCTL_MPE 0x00000010 /* multicast promiscuous enab */
154 #define E1000_RCTL_LPE 0x00000020 /* long packet enable */
155 #define E1000_RCTL_LBM_NO 0x00000000 /* no loopback mode */
156 #define E1000_RCTL_LBM_MAC 0x00000040 /* MAC loopback mode */
157 #define E1000_RCTL_LBM_TCVR 0x000000C0 /* tcvr loopback mode */
158 #define E1000_RCTL_DTYP_PS 0x00000400 /* Packet Split descriptor */
159 #define E1000_RCTL_RDMTS_HALF 0x00000000 /* Rx desc min threshold size */
160 #define E1000_RCTL_MO_SHIFT 12 /* multicast offset shift */
161 #define E1000_RCTL_MO_3 0x00003000 /* multicast offset 15:4 */
162 #define E1000_RCTL_BAM 0x00008000 /* broadcast enable */
163 /* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
164 #define E1000_RCTL_SZ_2048 0x00000000 /* Rx buffer size 2048 */
165 #define E1000_RCTL_SZ_1024 0x00010000 /* Rx buffer size 1024 */
166 #define E1000_RCTL_SZ_512 0x00020000 /* Rx buffer size 512 */
167 #define E1000_RCTL_SZ_256 0x00030000 /* Rx buffer size 256 */
168 /* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
169 #define E1000_RCTL_SZ_16384 0x00010000 /* Rx buffer size 16384 */
170 #define E1000_RCTL_SZ_8192 0x00020000 /* Rx buffer size 8192 */
171 #define E1000_RCTL_SZ_4096 0x00030000 /* Rx buffer size 4096 */
172 #define E1000_RCTL_VFE 0x00040000 /* vlan filter enable */
173 #define E1000_RCTL_CFIEN 0x00080000 /* canonical form enable */
174 #define E1000_RCTL_CFI 0x00100000 /* canonical form indicator */
175 #define E1000_RCTL_PMCF 0x00800000 /* pass MAC control frames */
176 #define E1000_RCTL_BSEX 0x02000000 /* Buffer size extension */
177 #define E1000_RCTL_SECRC 0x04000000 /* Strip Ethernet CRC */
178 
179 /*
180  * Use byte values for the following shift parameters
181  * Usage:
182  * psrctl |= (((ROUNDUP(value0, 128) >> E1000_PSRCTL_BSIZE0_SHIFT) &
183  * E1000_PSRCTL_BSIZE0_MASK) |
184  * ((ROUNDUP(value1, 1024) >> E1000_PSRCTL_BSIZE1_SHIFT) &
185  * E1000_PSRCTL_BSIZE1_MASK) |
186  * ((ROUNDUP(value2, 1024) << E1000_PSRCTL_BSIZE2_SHIFT) &
187  * E1000_PSRCTL_BSIZE2_MASK) |
188  * ((ROUNDUP(value3, 1024) << E1000_PSRCTL_BSIZE3_SHIFT) |;
189  * E1000_PSRCTL_BSIZE3_MASK))
190  * where value0 = [128..16256], default=256
191  * value1 = [1024..64512], default=4096
192  * value2 = [0..64512], default=4096
193  * value3 = [0..64512], default=0
194  */
195 
196 #define E1000_PSRCTL_BSIZE0_MASK 0x0000007F
197 #define E1000_PSRCTL_BSIZE1_MASK 0x00003F00
198 #define E1000_PSRCTL_BSIZE2_MASK 0x003F0000
199 #define E1000_PSRCTL_BSIZE3_MASK 0x3F000000
200 
201 #define E1000_PSRCTL_BSIZE0_SHIFT 7 /* Shift _right_ 7 */
202 #define E1000_PSRCTL_BSIZE1_SHIFT 2 /* Shift _right_ 2 */
203 #define E1000_PSRCTL_BSIZE2_SHIFT 6 /* Shift _left_ 6 */
204 #define E1000_PSRCTL_BSIZE3_SHIFT 14 /* Shift _left_ 14 */
205 
206 /* SWFW_SYNC Definitions */
207 #define E1000_SWFW_EEP_SM 0x1
208 #define E1000_SWFW_PHY0_SM 0x2
209 #define E1000_SWFW_PHY1_SM 0x4
210 #define E1000_SWFW_CSR_SM 0x8
211 
212 /* Device Control */
213 #define E1000_CTRL_FD 0x00000001 /* Full duplex.0=half; 1=full */
214 #define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 /*Blocks new Master requests */
215 #define E1000_CTRL_LRST 0x00000008 /* Link reset. 0=normal,1=reset */
216 #define E1000_CTRL_ASDE 0x00000020 /* Auto-speed detect enable */
217 #define E1000_CTRL_SLU 0x00000040 /* Set link up (Force Link) */
218 #define E1000_CTRL_ILOS 0x00000080 /* Invert Loss-Of Signal */
219 #define E1000_CTRL_SPD_SEL 0x00000300 /* Speed Select Mask */
220 #define E1000_CTRL_SPD_10 0x00000000 /* Force 10Mb */
221 #define E1000_CTRL_SPD_100 0x00000100 /* Force 100Mb */
222 #define E1000_CTRL_SPD_1000 0x00000200 /* Force 1Gb */
223 #define E1000_CTRL_FRCSPD 0x00000800 /* Force Speed */
224 #define E1000_CTRL_FRCDPX 0x00001000 /* Force Duplex */
225 #define E1000_CTRL_LANPHYPC_OVERRIDE 0x00010000 /* SW control of LANPHYPC */
226 #define E1000_CTRL_LANPHYPC_VALUE 0x00020000 /* SW value of LANPHYPC */
227 #define E1000_CTRL_SWDPIN0 0x00040000 /* SWDPIN 0 value */
228 #define E1000_CTRL_SWDPIN1 0x00080000 /* SWDPIN 1 value */
229 #define E1000_CTRL_SWDPIO0 0x00400000 /* SWDPIN 0 Input or output */
230 #define E1000_CTRL_RST 0x04000000 /* Global reset */
231 #define E1000_CTRL_RFCE 0x08000000 /* Receive Flow Control enable */
232 #define E1000_CTRL_TFCE 0x10000000 /* Transmit flow control enable */
233 #define E1000_CTRL_VME 0x40000000 /* IEEE VLAN mode enable */
234 #define E1000_CTRL_PHY_RST 0x80000000 /* PHY Reset */
235 
236 /*
237  * Bit definitions for the Management Data IO (MDIO) and Management Data
238  * Clock (MDC) pins in the Device Control Register.
239  */
240 
241 /* Device Status */
242 #define E1000_STATUS_FD 0x00000001 /* Full duplex.0=half,1=full */
243 #define E1000_STATUS_LU 0x00000002 /* Link up.0=no,1=link */
244 #define E1000_STATUS_FUNC_MASK 0x0000000C /* PCI Function Mask */
245 #define E1000_STATUS_FUNC_SHIFT 2
246 #define E1000_STATUS_FUNC_1 0x00000004 /* Function 1 */
247 #define E1000_STATUS_TXOFF 0x00000010 /* transmission paused */
248 #define E1000_STATUS_SPEED_10 0x00000000 /* Speed 10Mb/s */
249 #define E1000_STATUS_SPEED_100 0x00000040 /* Speed 100Mb/s */
250 #define E1000_STATUS_SPEED_1000 0x00000080 /* Speed 1000Mb/s */
251 #define E1000_STATUS_LAN_INIT_DONE 0x00000200 /* Lan Init Completion by NVM */
252 #define E1000_STATUS_PHYRA 0x00000400 /* PHY Reset Asserted */
253 #define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 /* Status of Master requests. */
254 
255 /* Constants used to interpret the masked PCI-X bus speed. */
256 
257 #define HALF_DUPLEX 1
258 #define FULL_DUPLEX 2
259 
260 
261 #define ADVERTISE_10_HALF 0x0001
262 #define ADVERTISE_10_FULL 0x0002
263 #define ADVERTISE_100_HALF 0x0004
264 #define ADVERTISE_100_FULL 0x0008
265 #define ADVERTISE_1000_HALF 0x0010 /* Not used, just FYI */
266 #define ADVERTISE_1000_FULL 0x0020
267 
268 /* 1000/H is not supported, nor spec-compliant. */
269 #define E1000_ALL_SPEED_DUPLEX ( ADVERTISE_10_HALF | ADVERTISE_10_FULL | \
270  ADVERTISE_100_HALF | ADVERTISE_100_FULL | \
271  ADVERTISE_1000_FULL)
272 #define E1000_ALL_NOT_GIG ( ADVERTISE_10_HALF | ADVERTISE_10_FULL | \
273  ADVERTISE_100_HALF | ADVERTISE_100_FULL)
274 #define E1000_ALL_100_SPEED (ADVERTISE_100_HALF | ADVERTISE_100_FULL)
275 #define E1000_ALL_10_SPEED (ADVERTISE_10_HALF | ADVERTISE_10_FULL)
276 #define E1000_ALL_HALF_DUPLEX (ADVERTISE_10_HALF | ADVERTISE_100_HALF)
277 
278 #define AUTONEG_ADVERTISE_SPEED_DEFAULT E1000_ALL_SPEED_DUPLEX
279 
280 /* LED Control */
281 #define E1000_PHY_LED0_MODE_MASK 0x00000007
282 #define E1000_PHY_LED0_IVRT 0x00000008
283 #define E1000_PHY_LED0_MASK 0x0000001F
284 
285 #define E1000_LEDCTL_LED0_MODE_MASK 0x0000000F
286 #define E1000_LEDCTL_LED0_MODE_SHIFT 0
287 #define E1000_LEDCTL_LED0_IVRT 0x00000040
288 #define E1000_LEDCTL_LED0_BLINK 0x00000080
289 
290 #define E1000_LEDCTL_MODE_LINK_UP 0x2
291 #define E1000_LEDCTL_MODE_LED_ON 0xE
292 #define E1000_LEDCTL_MODE_LED_OFF 0xF
293 
294 /* Transmit Descriptor bit definitions */
295 #define E1000_TXD_DTYP_D 0x00100000 /* Data Descriptor */
296 #define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
297 #define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
298 #define E1000_TXD_CMD_EOP 0x01000000 /* End of Packet */
299 #define E1000_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
300 #define E1000_TXD_CMD_IC 0x04000000 /* Insert Checksum */
301 #define E1000_TXD_CMD_RS 0x08000000 /* Report Status */
302 #define E1000_TXD_CMD_RPS 0x10000000 /* Report Packet Sent */
303 #define E1000_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
304 #define E1000_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
305 #define E1000_TXD_CMD_IDE 0x80000000 /* Enable Tidv register */
306 #define E1000_TXD_STAT_DD 0x00000001 /* Descriptor Done */
307 #define E1000_TXD_STAT_EC 0x00000002 /* Excess Collisions */
308 #define E1000_TXD_STAT_LC 0x00000004 /* Late Collisions */
309 #define E1000_TXD_STAT_TU 0x00000008 /* Transmit underrun */
310 #define E1000_TXD_CMD_TCP 0x01000000 /* TCP packet */
311 #define E1000_TXD_CMD_IP 0x02000000 /* IP packet */
312 #define E1000_TXD_CMD_TSE 0x04000000 /* TCP Seg enable */
313 #define E1000_TXD_STAT_TC 0x00000004 /* Tx Underrun */
314 
315 /* Transmit Control */
316 #define E1000_TCTL_EN 0x00000002 /* enable Tx */
317 #define E1000_TCTL_PSP 0x00000008 /* pad short packets */
318 #define E1000_TCTL_CT 0x00000ff0 /* collision threshold */
319 #define E1000_TCTL_COLD 0x003ff000 /* collision distance */
320 #define E1000_TCTL_RTLC 0x01000000 /* Re-transmit on late collision */
321 #define E1000_TCTL_MULR 0x10000000 /* Multiple request support */
322 
323 /* Transmit Arbitration Count */
324 
325 /* SerDes Control */
326 #define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400
327 
328 /* Receive Checksum Control */
329 #define E1000_RXCSUM_TUOFL 0x00000200 /* TCP / UDP checksum offload */
330 #define E1000_RXCSUM_IPPCSE 0x00001000 /* IP payload checksum enable */
331 
332 /* Header split receive */
333 #define E1000_RFCTL_NFSW_DIS 0x00000040
334 #define E1000_RFCTL_NFSR_DIS 0x00000080
335 #define E1000_RFCTL_ACK_DIS 0x00001000
336 #define E1000_RFCTL_EXTEN 0x00008000
337 #define E1000_RFCTL_IPV6_EX_DIS 0x00010000
338 #define E1000_RFCTL_NEW_IPV6_EXT_DIS 0x00020000
339 
340 /* Collision related configuration parameters */
341 #define E1000_COLLISION_THRESHOLD 15
342 #define E1000_CT_SHIFT 4
343 #define E1000_COLLISION_DISTANCE 63
344 #define E1000_COLD_SHIFT 12
345 
346 /* Default values for the transmit IPG register */
347 #define DEFAULT_82543_TIPG_IPGT_COPPER 8
348 
349 #define E1000_TIPG_IPGT_MASK 0x000003FF
350 
351 #define DEFAULT_82543_TIPG_IPGR1 8
352 #define E1000_TIPG_IPGR1_SHIFT 10
353 
354 #define DEFAULT_82543_TIPG_IPGR2 6
355 #define DEFAULT_80003ES2LAN_TIPG_IPGR2 7
356 #define E1000_TIPG_IPGR2_SHIFT 20
357 
358 #define MAX_JUMBO_FRAME_SIZE 0x3F00
359 
360 /* Extended Configuration Control and Size */
361 #define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020
362 #define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE 0x00000001
363 #define E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE 0x00000008
364 #define E1000_EXTCNF_CTRL_SWFLAG 0x00000020
365 #define E1000_EXTCNF_CTRL_GATE_PHY_CFG 0x00000080
366 #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK 0x00FF0000
367 #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT 16
368 #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK 0x0FFF0000
369 #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT 16
370 
371 #define E1000_PHY_CTRL_D0A_LPLU 0x00000002
372 #define E1000_PHY_CTRL_NOND0A_LPLU 0x00000004
373 #define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008
374 #define E1000_PHY_CTRL_GBE_DISABLE 0x00000040
375 
376 #define E1000_KABGTXD_BGSQLBIAS 0x00050000
377 
378 /* PBA constants */
379 #define E1000_PBA_8K 0x0008 /* 8KB */
380 #define E1000_PBA_16K 0x0010 /* 16KB */
381 
382 #define E1000_PBS_16K E1000_PBA_16K
383 
384 #define IFS_MAX 80
385 #define IFS_MIN 40
386 #define IFS_RATIO 4
387 #define IFS_STEP 10
388 #define MIN_NUM_XMITS 1000
389 
390 /* SW Semaphore Register */
391 #define E1000_SWSM_SMBI 0x00000001 /* Driver Semaphore bit */
392 #define E1000_SWSM_SWESMBI 0x00000002 /* FW Semaphore bit */
393 #define E1000_SWSM_DRV_LOAD 0x00000008 /* Driver Loaded Bit */
394 
395 #define E1000_SWSM2_LOCK 0x00000002 /* Secondary driver semaphore bit */
396 
397 /* Interrupt Cause Read */
398 #define E1000_ICR_TXDW 0x00000001 /* Transmit desc written back */
399 #define E1000_ICR_LSC 0x00000004 /* Link Status Change */
400 #define E1000_ICR_RXSEQ 0x00000008 /* Rx sequence error */
401 #define E1000_ICR_RXDMT0 0x00000010 /* Rx desc min. threshold (0) */
402 #define E1000_ICR_RXT0 0x00000080 /* Rx timer intr (ring 0) */
403 #define E1000_ICR_INT_ASSERTED 0x80000000 /* If this bit asserted, the driver should claim the interrupt */
404 #define E1000_ICR_RXQ0 0x00100000 /* Rx Queue 0 Interrupt */
405 #define E1000_ICR_RXQ1 0x00200000 /* Rx Queue 1 Interrupt */
406 #define E1000_ICR_TXQ0 0x00400000 /* Tx Queue 0 Interrupt */
407 #define E1000_ICR_TXQ1 0x00800000 /* Tx Queue 1 Interrupt */
408 #define E1000_ICR_OTHER 0x01000000 /* Other Interrupts */
409 
410 /* PBA ECC Register */
411 #define E1000_PBA_ECC_COUNTER_MASK 0xFFF00000 /* ECC counter mask */
412 #define E1000_PBA_ECC_COUNTER_SHIFT 20 /* ECC counter shift value */
413 #define E1000_PBA_ECC_CORR_EN 0x00000001 /* ECC correction enable */
414 #define E1000_PBA_ECC_STAT_CLR 0x00000002 /* Clear ECC error counter */
415 #define E1000_PBA_ECC_INT_EN 0x00000004 /* Enable ICR bit 5 for ECC */
416 
417 /*
418  * This defines the bits that are set in the Interrupt Mask
419  * Set/Read Register. Each bit is documented below:
420  * o RXT0 = Receiver Timer Interrupt (ring 0)
421  * o TXDW = Transmit Descriptor Written Back
422  * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
423  * o RXSEQ = Receive Sequence Error
424  * o LSC = Link Status Change
425  */
426 #define IMS_ENABLE_MASK ( \
427  E1000_IMS_RXT0 | \
428  E1000_IMS_TXDW | \
429  E1000_IMS_RXDMT0 | \
430  E1000_IMS_RXSEQ | \
431  E1000_IMS_LSC)
432 
433 /* Interrupt Mask Set */
434 #define E1000_IMS_TXDW E1000_ICR_TXDW /* Transmit desc written back */
435 #define E1000_IMS_LSC E1000_ICR_LSC /* Link Status Change */
436 #define E1000_IMS_RXSEQ E1000_ICR_RXSEQ /* Rx sequence error */
437 #define E1000_IMS_RXDMT0 E1000_ICR_RXDMT0 /* Rx desc min. threshold */
438 #define E1000_IMS_RXT0 E1000_ICR_RXT0 /* Rx timer intr */
439 #define E1000_IMS_RXQ0 E1000_ICR_RXQ0 /* Rx Queue 0 Interrupt */
440 #define E1000_IMS_RXQ1 E1000_ICR_RXQ1 /* Rx Queue 1 Interrupt */
441 #define E1000_IMS_TXQ0 E1000_ICR_TXQ0 /* Tx Queue 0 Interrupt */
442 #define E1000_IMS_TXQ1 E1000_ICR_TXQ1 /* Tx Queue 1 Interrupt */
443 #define E1000_IMS_OTHER E1000_ICR_OTHER /* Other Interrupts */
444 
445 /* Interrupt Cause Set */
446 #define E1000_ICS_LSC E1000_ICR_LSC /* Link Status Change */
447 #define E1000_ICS_RXSEQ E1000_ICR_RXSEQ /* Rx sequence error */
448 #define E1000_ICS_RXDMT0 E1000_ICR_RXDMT0 /* Rx desc min. threshold */
449 
450 /* Transmit Descriptor Control */
451 #define E1000_TXDCTL_PTHRESH 0x0000003F /* TXDCTL Prefetch Threshold */
452 #define E1000_TXDCTL_HTHRESH 0x00003F00 /* TXDCTL Host Threshold */
453 #define E1000_TXDCTL_WTHRESH 0x003F0000 /* TXDCTL Writeback Threshold */
454 #define E1000_TXDCTL_GRAN 0x01000000 /* TXDCTL Granularity */
455 #define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 /* GRAN=1, WTHRESH=1 */
456 #define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 0x0100001F /* GRAN=1, PTHRESH=31 */
457 /* Enable the counting of desc. still to be processed. */
458 #define E1000_TXDCTL_COUNT_DESC 0x00400000
459 
460 /* Flow Control Constants */
461 #define FLOW_CONTROL_ADDRESS_LOW 0x00C28001
462 #define FLOW_CONTROL_ADDRESS_HIGH 0x00000100
463 #define FLOW_CONTROL_TYPE 0x8808
464 
465 /* 802.1q VLAN Packet Size */
466 #define E1000_VLAN_FILTER_TBL_SIZE 128 /* VLAN Filter Table (4096 bits) */
467 
468 /* Receive Address */
469 /*
470  * Number of high/low register pairs in the RAR. The RAR (Receive Address
471  * Registers) holds the directed and multicast addresses that we monitor.
472  * Technically, we have 16 spots. However, we reserve one of these spots
473  * (RAR[15]) for our directed address used by controllers with
474  * manageability enabled, allowing us room for 15 multicast addresses.
475  */
476 #define E1000_RAR_ENTRIES 15
477 #define E1000_RAH_AV 0x80000000 /* Receive descriptor valid */
478 #define E1000_RAL_MAC_ADDR_LEN 4
479 #define E1000_RAH_MAC_ADDR_LEN 2
480 
481 /* Error Codes */
482 #define E1000_ERR_NVM 1
483 #define E1000_ERR_PHY 2
484 #define E1000_ERR_CONFIG 3
485 #define E1000_ERR_PARAM 4
486 #define E1000_ERR_MAC_INIT 5
487 #define E1000_ERR_PHY_TYPE 6
488 #define E1000_ERR_RESET 9
489 #define E1000_ERR_MASTER_REQUESTS_PENDING 10
490 #define E1000_ERR_HOST_INTERFACE_COMMAND 11
491 #define E1000_BLK_PHY_RESET 12
492 #define E1000_ERR_SWFW_SYNC 13
493 #define E1000_NOT_IMPLEMENTED 14
494 #define E1000_ERR_INVALID_ARGUMENT 16
495 #define E1000_ERR_NO_SPACE 17
496 #define E1000_ERR_NVM_PBA_SECTION 18
497 
498 /* Loop limit on how long we wait for auto-negotiation to complete */
499 #define FIBER_LINK_UP_LIMIT 50
500 #define COPPER_LINK_UP_LIMIT 10
501 #define PHY_AUTO_NEG_LIMIT 45
502 #define PHY_FORCE_LIMIT 20
503 /* Number of 100 microseconds we wait for PCI Express master disable */
504 #define MASTER_DISABLE_TIMEOUT 800
505 /* Number of milliseconds we wait for PHY configuration done after MAC reset */
506 #define PHY_CFG_TIMEOUT 100
507 /* Number of 2 milliseconds we wait for acquiring MDIO ownership. */
508 #define MDIO_OWNERSHIP_TIMEOUT 10
509 /* Number of milliseconds for NVM auto read done after MAC reset. */
510 #define AUTO_READ_DONE_TIMEOUT 10
511 
512 /* Flow Control */
513 #define E1000_FCRTH_RTH 0x0000FFF8 /* Mask Bits[15:3] for RTH */
514 #define E1000_FCRTL_RTL 0x0000FFF8 /* Mask Bits[15:3] for RTL */
515 #define E1000_FCRTL_XONE 0x80000000 /* Enable XON frame transmission */
516 
517 /* Transmit Configuration Word */
518 #define E1000_TXCW_FD 0x00000020 /* TXCW full duplex */
519 #define E1000_TXCW_PAUSE 0x00000080 /* TXCW sym pause request */
520 #define E1000_TXCW_ASM_DIR 0x00000100 /* TXCW astm pause direction */
521 #define E1000_TXCW_PAUSE_MASK 0x00000180 /* TXCW pause request mask */
522 #define E1000_TXCW_ANE 0x80000000 /* Auto-neg enable */
523 
524 /* Receive Configuration Word */
525 #define E1000_RXCW_CW 0x0000ffff /* RxConfigWord mask */
526 #define E1000_RXCW_IV 0x08000000 /* Receive config invalid */
527 #define E1000_RXCW_C 0x20000000 /* Receive config */
528 #define E1000_RXCW_SYNCH 0x40000000 /* Receive config synch */
529 
530 /* PCI Express Control */
531 #define E1000_GCR_RXD_NO_SNOOP 0x00000001
532 #define E1000_GCR_RXDSCW_NO_SNOOP 0x00000002
533 #define E1000_GCR_RXDSCR_NO_SNOOP 0x00000004
534 #define E1000_GCR_TXD_NO_SNOOP 0x00000008
535 #define E1000_GCR_TXDSCW_NO_SNOOP 0x00000010
536 #define E1000_GCR_TXDSCR_NO_SNOOP 0x00000020
537 
538 #define PCIE_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP | \
539  E1000_GCR_RXDSCW_NO_SNOOP | \
540  E1000_GCR_RXDSCR_NO_SNOOP | \
541  E1000_GCR_TXD_NO_SNOOP | \
542  E1000_GCR_TXDSCW_NO_SNOOP | \
543  E1000_GCR_TXDSCR_NO_SNOOP)
544 
545 /* PHY Control Register */
546 #define MII_CR_FULL_DUPLEX 0x0100 /* FDX =1, half duplex =0 */
547 #define MII_CR_RESTART_AUTO_NEG 0x0200 /* Restart auto negotiation */
548 #define MII_CR_POWER_DOWN 0x0800 /* Power down */
549 #define MII_CR_AUTO_NEG_EN 0x1000 /* Auto Neg Enable */
550 #define MII_CR_LOOPBACK 0x4000 /* 0 = normal, 1 = loopback */
551 #define MII_CR_RESET 0x8000 /* 0 = normal, 1 = PHY reset */
552 #define MII_CR_SPEED_1000 0x0040
553 #define MII_CR_SPEED_100 0x2000
554 #define MII_CR_SPEED_10 0x0000
555 
556 /* PHY Status Register */
557 #define MII_SR_LINK_STATUS 0x0004 /* Link Status 1 = link */
558 #define MII_SR_AUTONEG_COMPLETE 0x0020 /* Auto Neg Complete */
559 
560 /* Autoneg Advertisement Register */
561 #define NWAY_AR_10T_HD_CAPS 0x0020 /* 10T Half Duplex Capable */
562 #define NWAY_AR_10T_FD_CAPS 0x0040 /* 10T Full Duplex Capable */
563 #define NWAY_AR_100TX_HD_CAPS 0x0080 /* 100TX Half Duplex Capable */
564 #define NWAY_AR_100TX_FD_CAPS 0x0100 /* 100TX Full Duplex Capable */
565 #define NWAY_AR_PAUSE 0x0400 /* Pause operation desired */
566 #define NWAY_AR_ASM_DIR 0x0800 /* Asymmetric Pause Direction bit */
567 
568 /* Link Partner Ability Register (Base Page) */
569 #define NWAY_LPAR_100TX_FD_CAPS 0x0100 /* LP 100TX Full Dplx Capable */
570 #define NWAY_LPAR_PAUSE 0x0400 /* LP Pause operation desired */
571 #define NWAY_LPAR_ASM_DIR 0x0800 /* LP Asymmetric Pause Direction bit */
572 
573 /* Autoneg Expansion Register */
574 #define NWAY_ER_LP_NWAY_CAPS 0x0001 /* LP has Auto Neg Capability */
575 
576 /* 1000BASE-T Control Register */
577 #define CR_1000T_HD_CAPS 0x0100 /* Advertise 1000T HD capability */
578 #define CR_1000T_FD_CAPS 0x0200 /* Advertise 1000T FD capability */
579  /* 0=DTE device */
580 #define CR_1000T_MS_VALUE 0x0800 /* 1=Configure PHY as Master */
581  /* 0=Configure PHY as Slave */
582 #define CR_1000T_MS_ENABLE 0x1000 /* 1=Master/Slave manual config value */
583  /* 0=Automatic Master/Slave config */
584 
585 /* 1000BASE-T Status Register */
586 #define SR_1000T_REMOTE_RX_STATUS 0x1000 /* Remote receiver OK */
587 #define SR_1000T_LOCAL_RX_STATUS 0x2000 /* Local receiver OK */
588 
589 
590 /* PHY 1000 MII Register/Bit Definitions */
591 /* PHY Registers defined by IEEE */
592 #define PHY_CONTROL 0x00 /* Control Register */
593 #define PHY_STATUS 0x01 /* Status Register */
594 #define PHY_ID1 0x02 /* Phy Id Reg (word 1) */
595 #define PHY_ID2 0x03 /* Phy Id Reg (word 2) */
596 #define PHY_AUTONEG_ADV 0x04 /* Autoneg Advertisement */
597 #define PHY_LP_ABILITY 0x05 /* Link Partner Ability (Base Page) */
598 #define PHY_AUTONEG_EXP 0x06 /* Autoneg Expansion Reg */
599 #define PHY_1000T_CTRL 0x09 /* 1000Base-T Control Reg */
600 #define PHY_1000T_STATUS 0x0A /* 1000Base-T Status Reg */
601 #define PHY_EXT_STATUS 0x0F /* Extended Status Reg */
602 
603 #define PHY_CONTROL_LB 0x4000 /* PHY Loopback bit */
604 
605 /* NVM Control */
606 #define E1000_EECD_SK 0x00000001 /* NVM Clock */
607 #define E1000_EECD_CS 0x00000002 /* NVM Chip Select */
608 #define E1000_EECD_DI 0x00000004 /* NVM Data In */
609 #define E1000_EECD_DO 0x00000008 /* NVM Data Out */
610 #define E1000_EECD_REQ 0x00000040 /* NVM Access Request */
611 #define E1000_EECD_GNT 0x00000080 /* NVM Access Grant */
612 #define E1000_EECD_PRES 0x00000100 /* NVM Present */
613 #define E1000_EECD_SIZE 0x00000200 /* NVM Size (0=64 word 1=256 word) */
614 /* NVM Addressing bits based on type (0-small, 1-large) */
615 #define E1000_EECD_ADDR_BITS 0x00000400
616 #define E1000_NVM_GRANT_ATTEMPTS 1000 /* NVM # attempts to gain grant */
617 #define E1000_EECD_AUTO_RD 0x00000200 /* NVM Auto Read done */
618 #define E1000_EECD_SIZE_EX_MASK 0x00007800 /* NVM Size */
619 #define E1000_EECD_SIZE_EX_SHIFT 11
620 #define E1000_EECD_FLUPD 0x00080000 /* Update FLASH */
621 #define E1000_EECD_AUPDEN 0x00100000 /* Enable Autonomous FLASH update */
622 #define E1000_EECD_SEC1VAL 0x00400000 /* Sector One Valid */
623 #define E1000_EECD_SEC1VAL_VALID_MASK (E1000_EECD_AUTO_RD | E1000_EECD_PRES)
624 
625 #define E1000_NVM_RW_REG_DATA 16 /* Offset to data in NVM read/write registers */
626 #define E1000_NVM_RW_REG_DONE 2 /* Offset to READ/WRITE done bit */
627 #define E1000_NVM_RW_REG_START 1 /* Start operation */
628 #define E1000_NVM_RW_ADDR_SHIFT 2 /* Shift to the address bits */
629 #define E1000_NVM_POLL_WRITE 1 /* Flag for polling for write complete */
630 #define E1000_NVM_POLL_READ 0 /* Flag for polling for read complete */
631 #define E1000_FLASH_UPDATES 2000
632 
633 /* NVM Word Offsets */
634 #define NVM_COMPAT 0x0003
635 #define NVM_ID_LED_SETTINGS 0x0004
636 #define NVM_INIT_CONTROL2_REG 0x000F
637 #define NVM_INIT_CONTROL3_PORT_B 0x0014
638 #define NVM_INIT_3GIO_3 0x001A
639 #define NVM_INIT_CONTROL3_PORT_A 0x0024
640 #define NVM_CFG 0x0012
641 #define NVM_ALT_MAC_ADDR_PTR 0x0037
642 #define NVM_CHECKSUM_REG 0x003F
643 
644 #define E1000_NVM_INIT_CTRL2_MNGM 0x6000 /* Manageability Operation Mode mask */
645 
646 #define E1000_NVM_CFG_DONE_PORT_0 0x40000 /* MNG config cycle done */
647 #define E1000_NVM_CFG_DONE_PORT_1 0x80000 /* ...for second port */
648 
649 /* Mask bits for fields in Word 0x0f of the NVM */
650 #define NVM_WORD0F_PAUSE_MASK 0x3000
651 #define NVM_WORD0F_PAUSE 0x1000
652 #define NVM_WORD0F_ASM_DIR 0x2000
653 
654 /* Mask bits for fields in Word 0x1a of the NVM */
655 #define NVM_WORD1A_ASPM_MASK 0x000C
656 
657 /* Mask bits for fields in Word 0x03 of the EEPROM */
658 #define NVM_COMPAT_LOM 0x0800
659 
660 /* length of string needed to store PBA number */
661 #define E1000_PBANUM_LENGTH 11
662 
663 /* For checksumming, the sum of all words in the NVM should equal 0xBABA. */
664 #define NVM_SUM 0xBABA
665 
666 /* PBA (printed board assembly) number words */
667 #define NVM_PBA_OFFSET_0 8
668 #define NVM_PBA_OFFSET_1 9
669 #define NVM_PBA_PTR_GUARD 0xFAFA
670 #define NVM_WORD_SIZE_BASE_SHIFT 6
671 
672 /* NVM Commands - SPI */
673 #define NVM_MAX_RETRY_SPI 5000 /* Max wait of 5ms, for RDY signal */
674 #define NVM_READ_OPCODE_SPI 0x03 /* NVM read opcode */
675 #define NVM_WRITE_OPCODE_SPI 0x02 /* NVM write opcode */
676 #define NVM_A8_OPCODE_SPI 0x08 /* opcode bit-3 = address bit-8 */
677 #define NVM_WREN_OPCODE_SPI 0x06 /* NVM set Write Enable latch */
678 #define NVM_RDSR_OPCODE_SPI 0x05 /* NVM read Status register */
679 
680 /* SPI NVM Status Register */
681 #define NVM_STATUS_RDY_SPI 0x01
682 
683 /* Word definitions for ID LED Settings */
684 #define ID_LED_RESERVED_0000 0x0000
685 #define ID_LED_RESERVED_FFFF 0xFFFF
686 #define ID_LED_DEFAULT ((ID_LED_OFF1_ON2 << 12) | \
687  (ID_LED_OFF1_OFF2 << 8) | \
688  (ID_LED_DEF1_DEF2 << 4) | \
689  (ID_LED_DEF1_DEF2))
690 #define ID_LED_DEF1_DEF2 0x1
691 #define ID_LED_DEF1_ON2 0x2
692 #define ID_LED_DEF1_OFF2 0x3
693 #define ID_LED_ON1_DEF2 0x4
694 #define ID_LED_ON1_ON2 0x5
695 #define ID_LED_ON1_OFF2 0x6
696 #define ID_LED_OFF1_DEF2 0x7
697 #define ID_LED_OFF1_ON2 0x8
698 #define ID_LED_OFF1_OFF2 0x9
699 
700 #define IGP_ACTIVITY_LED_MASK 0xFFFFF0FF
701 #define IGP_ACTIVITY_LED_ENABLE 0x0300
702 #define IGP_LED3_MODE 0x07000000
703 
704 /* PCI/PCI-X/PCI-EX Config space */
705 #define PCI_HEADER_TYPE_REGISTER 0x0E
706 #define PCIE_LINK_STATUS 0x12
707 
708 #define PCI_HEADER_TYPE_MULTIFUNC 0x80
709 #define PCIE_LINK_WIDTH_MASK 0x3F0
710 #define PCIE_LINK_WIDTH_SHIFT 4
711 
712 #define PHY_REVISION_MASK 0xFFFFFFF0
713 #define MAX_PHY_REG_ADDRESS 0x1F /* 5 bit address bus (0-0x1F) */
714 #define MAX_PHY_MULTI_PAGE_REG 0xF
715 
716 /* Bit definitions for valid PHY IDs. */
717 /*
718  * I = Integrated
719  * E = External
720  */
721 #define M88E1000_E_PHY_ID 0x01410C50
722 #define M88E1000_I_PHY_ID 0x01410C30
723 #define M88E1011_I_PHY_ID 0x01410C20
724 #define IGP01E1000_I_PHY_ID 0x02A80380
725 #define M88E1111_I_PHY_ID 0x01410CC0
726 #define GG82563_E_PHY_ID 0x01410CA0
727 #define IGP03E1000_E_PHY_ID 0x02A80390
728 #define IFE_E_PHY_ID 0x02A80330
729 #define IFE_PLUS_E_PHY_ID 0x02A80320
730 #define IFE_C_E_PHY_ID 0x02A80310
731 #define BME1000_E_PHY_ID 0x01410CB0
732 #define BME1000_E_PHY_ID_R2 0x01410CB1
733 #define I82577_E_PHY_ID 0x01540050
734 #define I82578_E_PHY_ID 0x004DD040
735 #define I82579_E_PHY_ID 0x01540090
736 #define I217_E_PHY_ID 0x015400A0
737 
738 /* M88E1000 Specific Registers */
739 #define M88E1000_PHY_SPEC_CTRL 0x10 /* PHY Specific Control Register */
740 #define M88E1000_PHY_SPEC_STATUS 0x11 /* PHY Specific Status Register */
741 #define M88E1000_EXT_PHY_SPEC_CTRL 0x14 /* Extended PHY Specific Control */
742 
743 #define M88E1000_PHY_PAGE_SELECT 0x1D /* Reg 29 for page number setting */
744 #define M88E1000_PHY_GEN_CONTROL 0x1E /* Its meaning depends on reg 29 */
745 
746 /* M88E1000 PHY Specific Control Register */
747 #define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 /* 1=Polarity Reversal enabled */
748 #define M88E1000_PSCR_MDI_MANUAL_MODE 0x0000 /* MDI Crossover Mode bits 6:5 */
749  /* Manual MDI configuration */
750 #define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020 /* Manual MDIX configuration */
751 /* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */
752 #define M88E1000_PSCR_AUTO_X_1000T 0x0040
753 /* Auto crossover enabled all speeds */
754 #define M88E1000_PSCR_AUTO_X_MODE 0x0060
755 /*
756  * 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold)
757  * 0=Normal 10BASE-T Rx Threshold
758  */
759 #define M88E1000_PSCR_ASSERT_CRS_ON_TX 0x0800 /* 1=Assert CRS on Transmit */
760 
761 /* M88E1000 PHY Specific Status Register */
762 #define M88E1000_PSSR_REV_POLARITY 0x0002 /* 1=Polarity reversed */
763 #define M88E1000_PSSR_DOWNSHIFT 0x0020 /* 1=Downshifted */
764 #define M88E1000_PSSR_MDIX 0x0040 /* 1=MDIX; 0=MDI */
765 /* 0=<50M; 1=50-80M; 2=80-110M; 3=110-140M; 4=>140M */
766 #define M88E1000_PSSR_CABLE_LENGTH 0x0380
767 #define M88E1000_PSSR_SPEED 0xC000 /* Speed, bits 14:15 */
768 #define M88E1000_PSSR_1000MBS 0x8000 /* 10=1000Mbs */
769 
770 #define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7
771 
772 /*
773  * Number of times we will attempt to autonegotiate before downshifting if we
774  * are the master
775  */
776 #define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00
777 #define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X 0x0000
778 /*
779  * Number of times we will attempt to autonegotiate before downshifting if we
780  * are the slave
781  */
782 #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK 0x0300
783 #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 0x0100
784 #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */
785 
786 /* M88EC018 Rev 2 specific DownShift settings */
787 #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK 0x0E00
788 #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X 0x0800
789 
790 #define I82578_EPSCR_DOWNSHIFT_ENABLE 0x0020
791 #define I82578_EPSCR_DOWNSHIFT_COUNTER_MASK 0x001C
792 
793 /* BME1000 PHY Specific Control Register */
794 #define BME1000_PSCR_ENABLE_DOWNSHIFT 0x0800 /* 1 = enable downshift */
795 
796 
797 #define PHY_PAGE_SHIFT 5
798 #define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \
799  ((reg) & MAX_PHY_REG_ADDRESS))
800 
801 /*
802  * Bits...
803  * 15-5: page
804  * 4-0: register offset
805  */
806 #define GG82563_PAGE_SHIFT 5
807 #define GG82563_REG(page, reg) \
808  (((page) << GG82563_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))
809 #define GG82563_MIN_ALT_REG 30
810 
811 /* GG82563 Specific Registers */
812 #define GG82563_PHY_SPEC_CTRL \
813  GG82563_REG(0, 16) /* PHY Specific Control */
814 #define GG82563_PHY_PAGE_SELECT \
815  GG82563_REG(0, 22) /* Page Select */
816 #define GG82563_PHY_SPEC_CTRL_2 \
817  GG82563_REG(0, 26) /* PHY Specific Control 2 */
818 #define GG82563_PHY_PAGE_SELECT_ALT \
819  GG82563_REG(0, 29) /* Alternate Page Select */
820 
821 #define GG82563_PHY_MAC_SPEC_CTRL \
822  GG82563_REG(2, 21) /* MAC Specific Control Register */
823 
824 #define GG82563_PHY_DSP_DISTANCE \
825  GG82563_REG(5, 26) /* DSP Distance */
826 
827 /* Page 193 - Port Control Registers */
828 #define GG82563_PHY_KMRN_MODE_CTRL \
829  GG82563_REG(193, 16) /* Kumeran Mode Control */
830 #define GG82563_PHY_PWR_MGMT_CTRL \
831  GG82563_REG(193, 20) /* Power Management Control */
832 
833 /* Page 194 - KMRN Registers */
834 #define GG82563_PHY_INBAND_CTRL \
835  GG82563_REG(194, 18) /* Inband Control */
836 
837 /* MDI Control */
838 #define E1000_MDIC_REG_SHIFT 16
839 #define E1000_MDIC_PHY_SHIFT 21
840 #define E1000_MDIC_OP_WRITE 0x04000000
841 #define E1000_MDIC_OP_READ 0x08000000
842 #define E1000_MDIC_READY 0x10000000
843 #define E1000_MDIC_ERROR 0x40000000
844 
845 /* SerDes Control */
846 #define E1000_GEN_POLL_TIMEOUT 640
847 
848 /* FW Semaphore */
849 #define E1000_FWSM_WLOCK_MAC_MASK 0x0380
850 #define E1000_FWSM_WLOCK_MAC_SHIFT 7
851 
852 #endif /* _E1000_DEFINES_H_ */