[Xenomai] ARM L2C-310 cahce controller enabling
rpm at xenomai.org
Tue Jan 31 10:34:05 CET 2017
On 01/31/2017 09:28 AM, Mauro Salvini wrote:
> sorry, found myself the answer here:
> So, should be L2 cache disabled for iMX6SX (that has a single core)?
Not the entire cache, but you may want to try running with
write-allocate off using the "l2x0_write_allocate" kernel switch, since
cache coherence issues are not going to be relevant in this case.
> Thanks again, regards
> On Tue, 2017-01-31 at 09:17 +0100, Mauro Salvini wrote:
>> I'm working on a iMX6SX custom platform and I'm trying to use Xenomai on
>> top of it.
>> In the past, I tried Xenomai on a iMX6SX SabreSD demoboard using kernel
>> branch 4.1.15 from Freescale patched with Xenomai 3.0.1 (some little
>> rejections corrected by hand), and I was able to get a maximum latency
>> around 25us.
>> Now, using kernel 4.1.36 from Freescale Community (that integrates the
>> Freescale kernel branch) patched with Xenomai 3.0.3 I get maximum
>> latencies around 45us.
>> Trying to figure out what is the source(s) of increased latencies, I
>> found these two kernel logs:
>> [ 0.000000] L2C: I-pipe: revision >= L310-r3p2 detected, forcing WA.
>> [ 0.000000] L2C: I-pipe: write-allocate enabled, induces high
>> I wonder why L2C-310 cache controllers that are greater or equal to r3p2
>> revision must be forced enabled.
>> In past I read (and asked) in this mailing list that L2 cache should be
>> disabled to avoid higher latencies (as kernel log says).
>> Thanks in advance, best regards
>> Xenomai mailing list
>> Xenomai at xenomai.org
> Xenomai mailing list
> Xenomai at xenomai.org
More information about the Xenomai